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Part A: 
 
1. Investigate the cascode configuration of multi-transistor M1 (common-source) 
and M2 (common-gate) as shown in Figure 1 below.  
Given ID1 = ID2 = 250 µA, W/L = 100, λ = 0.1 V-1, K’n = µnCox = 90 µA/V2, Vt = 
0.7 V 
 
(a) Derive the expression for output resistance, RO. 
(10 marks) 
 
(b) Determine the values for small-signal parameters; 
 
(i) Transconductance, GM (≈ gm).         
(4 marks) 
(ii) Output resistance, RO.      
 (4 marks) 
(iii) Open-circuit voltage gain, AV.   
                                                    (2 marks) 
 
 
 
Figure 1. 
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2. For an active-loaded MOS differential amplifier shown in Figure 2, assume that 
for all transistors, W/L = 7.2 µm/0.36 µm, µnCox = 387 µA/V2, µpCox = 86 µA/V2, 
|V’An| = 5 V/ µm, |V’Ap| = 6 V/ µm, the bias current ITAIL = 0.2 mA and Rss = 25 
kΩ.  
 
(a) Determine the value of differential-mode gain, Adm.  
(Note: No derivation needed)                  
                                                                                                    (15 marks) 
 
(b) Given the common-mode gain, Acm =  - 1/(2.gm.Rss), determine the 
CMRR.  
(5 marks) 
 
 
 
 
Figure 2. 
 
3. Figure 3 refers to a current source design with all transistors are assumed to 
be operating in saturation region and both body-effect and channel-length 
modulation can be neglected.   
 
(a) Derive the expression for open-circuit voltage gain, AV. 
(5 marks) 
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(b) Derive the expression for output resistance, RO. 
          (15 marks) 
 
 
Figure 3 
 
 
 
Part B:  
 
4. (a)  Figure 4 depicts the switched capacitor resistor circuit. By referring to 
the figure: 
 
(i) Derive the equivalent resistance between v1 and v2 of the circuit 
in Figure 4. 
(7 marks) 
 
(ii) Calculate the resistance if the clock frequency is 0.5 MHz and C 
is 2 pF.  
(3 marks) 
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(b) What is the operation of MOSFET whereby the behaviour of VGS is 
similar as VBE of bandgap device? Together with switched capacitor 
resistor, design a PTAT current generator. The final equation must be 
included together with the design.  
(10 marks) 
 
    
 
 
Figure 4 
 
 
5. (a)  State a simplified 3-bit DAC mathematical model. The model is based 
on current steering-resistor string approach. Draw the schematic of the 
DAC. Explain the functions of all the components in the schematic.   
(12 marks) 
 
(b) Extend the model up to 8-bit. Explain your model.  
(8 marks) 
 
6. (a)  Figure 6 shows the biasing circuitries for a typical current steering DAC. 
 
(i) Explain the function of the operational amplifier.  
(2 marks) 
 
(ii) What is the value of resistance R, if I is 1 mA and VREF = 1.2 V?  
(2 marks) 
 
(iii) Assuming VDD = 3.6 V and M1 is in saturation, W/L = 24/2, Vtp 
= -1, Kp = 40 μA/V2 , calculate the required VSG of M1.  
(6 marks) 
 
(b) Draw the basic 8-bit DAC which must include the biasing circuitries and 
the DAC resistor string.  
(10 marks)                                
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Figure 6 
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